Abstract -The use of pinned photodiode (PPD)-based CMOS image sensors (CIS) in harsh radiation environment (such as space) is limited by their tolerance to ionizing radiation. Technology computer-aided design (TCAD) simulations are performed to reproduce the radiation-induced defect and therefore the dark current increase in PPD pixels up to 1 kGy (i.e., 100 krad) of total ionizing dose (TID). To do so, the TCAD models are calibrated with measurements performed on irradiated pixels. Then, the influence on the PPD radiation hardness of various manufacturing process and pixel design modifications are explored. This work shows that the proposed modification can improve the radiation hardness of PPD CIS against ionizing.
. TCAD doping distribution of the PPD. The white line represents the depletion limit after the PPD reset, TG being in accumulation (V lowTG = −0.8 V). An enlargement of the PPD extension under the TG spacer is shown for better visualization of the depletion limit. Dimensions are given in micrometers.
dark current increase and charge transfer efficiency degradations are a major limitation for the use of PPD CIS in harsh radiation environment [6] , [7] . On the other hand, many studies have proposed and validated radiation hardening techniques to improve the hardness of the conventional photodiode, no effective solution really exists today. Some tentative of PPD hardening design are proposed in the literature such as the enclosed layout transfer gate (TG) design [8] , [9] , or the modulation of the shallow trench isolation recess distance. However, it appears that it does not improve efficiently the radiation hardness of the PPD [7] , [9] .
The purpose of this work is to explore original PPD hardening technique options that can be easily integrated into a CIS process, by means of technology computer-aided design (TCAD) simulations. In a first step, the TCAD simulator is calibrated accordingly based on the existing literature and experimental results. In a second step, TCAD parameters giving an equivalent radiation fluence of 1 and 3 kGy are selected. Then, in the final part of this paper, various design and process hardening options are analyzed with respect to the PPD dark current behavior.
II. TCAD CALIBRATION
For all the work performed in this study, the Synopsys Sentaurus TCAD software is used. The 4T PPD is simulated in two dimensions, based on a submicrometer imaging process by means of secondary ion mass spectroscopy (SIMS) profiles implemented in the Sentaurus Device Editor tool. In addition to the TG, a ReSet Transistor (RST) is added to the structure in order to ensure the N+ node floating [also called floating diffusion (FD)], and a P+ contact is implemented inside the pixel (see Fig. 1 ). With the aim to ensure the best charge transfer, it is assumed that the high pinning doping concentration is reduced under the spacer (see the discussion in [7] ), likely due to the implantation step done after the spacer formation, leading to the rapprochement between the PPD extension and the surface oxide under the spacer. Therefore, special attention is taken to reproduce this behavior in TCAD simulation by adjusting the TG spacer width, avoiding any contact between the surface oxide and the PPD extension (see the magnification in Fig. 1 ).
The electrical simulations are conducted using Sdevice, with the Shockley-Read-Hall (SRH) recombination with the doping dependence, the Auger and band-to-band tunneling models enabled. Moreover, the surface SRH recombination model is also enabled for all the silicon-oxide interfaces. At the beginning of the simulation, all contacts are set to 0 V and the PPD is at thermal equilibrium, allowing the eventual estimation of the equilibrium full well capacity (EFWC) [10] . Then, the reset drain is ramped up to 3.3 V and the PPD is depleted via the TG and RST gates. Once the PPD is depleted, the pinning voltage V pin defined as the maximum deviation of the electron quasi-Fermi potential [11] may be extracted. Following this reset step, the PPD integrates into dark condition during 100 ms, and the dark electrons stored in the PPD are monitored.
A. Dark Current Sources
In photodiodes, two main dark current sources may be identified [12] , [13] , namely, the diffusion (I D ) and the generation (I G ) dark current (see Fig. 2 ).
The diffusion dark current is coming from interface states at the silicon-dioxide interface. Although the PPD-depleted region can be completely isolated from this interface if the TG is properly accumulated, they are still too close to be in thermal equilibrium despite the high p-doping concentration [14] , [15] . Because of that, some electron-hole pairs are generated by interface states (i.e., the net surface recombination velocity is not null), and emitted electrons may be diffused through the pinning implantation and may be captured by the PPD. During ionizing radiation exposure, TID induces more interface states and the diffusion dark current increases. The other source of dark current, the generation dark current, occurs when the PPD interface states are located directly inside the depleted region, which is the case in TG depletion regime [ Fig. 2(a) ]. In the accumulation regime, the PPD depletion region does not reach any interface before irradiation as mentioned previously. After exposure to TID, the presence of positive trapped charge in the oxide can create a depleted region around the interface [16] . TID induces trapped charge in thick oxides, i.e., in the premetal dielectric (PMD) oxide on top of the PPD and in the TG spacer region, but induces very few trapped charges in the MOSFET thin gate oxide. Consequently, the PPD-depleted region may be in contact with the PMD and the spacer interfaces after irradiation even when the TG channel is accumulated. Moreover, due to the electric field in the vicinity of the TG, it seems reasonable to assume that most of the radiation-induced trapped charge is located near the TG spacer. This assumption combined with a generally lower pinning doping concentration under the spacer, leads to an enlargement of the depletion extension under the spacer [7] [ Fig. 2(b) ]. Once the depleted regions touch each other, the generation dark current rapidly increases with the defect concentration.
B. Simulation of the Diffusion Dark Current
The electron current density at the top boundary of the PPD depletion region can be modeled by [14] , [15] 
where q is the elementary charge, n i is the intrinsic carrier concentration, N A is the acceptor concentration, D n is the electron diffusion coefficient, L n is the electron diffusion length, S is the surface recombination velocity, and x SiO2 is the distance between the top of the depletion region and the Si/SiO 2 interface. The diffusion dark current induced by radiation attributed to an increase of interface states can be modeled by the increase of S = σ n υ th N it [17] , where σ n is the mean capture cross section, υ th the thermal velocity, and N it the interface state density. In this work, S in Sdevice is modified by the parameter S 0 as expressed in the following equation:
where N ref is the reference doping concentration, N i is the doping concentration, and γ a factor which is unmodified and equal to 1. Based on experimental measurements performed on the technology used in this paper, the PPD dark current in accumulation regime is in the range of few e − ·s −1 ·μm −2 [7] , [15] (see Fig. 3) . Surprisingly, without modification of the default Sentaurus parameter, the simulated dark current is higher than 7000 e − · s −1 · μm −2 . In addition, this very high value occults the dark current increase due to the surface recombination variation. In order to reduce the dark current to a reasonable value, the electron minority lifetime is increased as done in [18] . Indeed, the diffusion dark current decreases with the increase of the minority carrier lifetime as shown in [19] , [20] . In Sdevice, the minority carrier lifetime relation is defined as [21] 
TCAD simulation of the diffusion dark current for various surface recombination velocities and for V TG = −0.8 V (black line) and for V TG = 0 V (red line). Measurements in accumulation from [6] , [7] , and [15] are added at S 0 = 10 3 cm · s −1 for comparison.
where N ref = 10 16 cm −3 is a reference doping concentration, and τ max = 10 μs. Consequently, the parameter τ max is changed from 10 μs to 10 ms which gives a simulated dark current equal to 13 e − · s −1 · μm −2 , in a more acceptable range compared to experimental data. This modification gives much higher lifetime values. Although it may be surprising, it is possible to find similar results in the literature, among the great dispersion of measurements and relationships [22] , [23] . Fig. 3 displays the simulated dark current for various surface recombination velocities, the TG being in accumulation regime for V TG = −0.8 V. At low surface-recombination velocity, the diffusion dark current is 13 e − · s −1 · μm −2 , which is its minimum value. Then, from S 0 = 10 5 cm·s −1 , the dark current increases until a saturation at 42 e − · s −1 · μm −2 achieved for S 0 ≥ 10 7 cm · s −1 . The same saturation of the dark current may be observed by means of (1) [14] . For V TG = 0 V, the dark current is much higher, because of the contact between the PPD-depleted region and the surface oxide which leads to an intense generation dark current.
C. Simulation of the Generation Dark Current
SRH generation in the depletion region under nonequilibrium condition is also an important dark current contribution in irradiated photodiodes. This radiation-induced leakage current source is simulated by introducing a positive fixed charge sheet at the thick oxide-silicon interface, which excludes the gateoxide interface. Indeed, thanks to its reduced thickness, this latter oxide is not supposed to trap any significant fixed charge in the studied TID range. In addition, the fixed charge density is increased by 20 % in the TG spacer region, as explained in Section I, and the 20 % does not rely on measurement but it is used to facilitate the depletion under the spacer as supposed in [7] .
TCAD results are shown in Fig. 4 . Increasing the positive fixed charge concentration higher than 4 × 10 12 cm −2 strongly increases the dark current and especially when the surface recombination velocity is high. Indeed, below a charge concentration of 4.1 × 10 12 cm −2 , the photodiode and interface depleted regions are well separated, leading to a dominant diffusion dark current contribution. Then, above a charge concentration of 4.1 × 10 12 cm −2 , the PPD depletion extension touches the oxide depletion extension, the generation dark current appears and increases rapidly with the positive charge concentration. For a charge concentration higher than 5.6 × 10 12 cm −2 , the PPD depletion extension reaches all the top thick-oxide interface.
D. TCAD Parameters Selection
Our goal is to simulate a radiation fluence of 1 kGy, because it corresponds to the highest requirement for most space applications, and because this is the radiation dose level at which clear degradation of PPD parameters are reported in the literature. To achieve it, a comparison of measured dark current at V lowTG = 0 and −0.5 V before and after a 1 kGy irradiation is done, by means of the data published in [6] for the same technology used in this work. Before irradiation, changing the condition from V lowTG = −0.5 to 0 V multiplies the measured dark current by 7, which is equivalent to the TCAD simulation with S 0 = 50 m·s −1 . Following a 1 kGy irradiation, at V lowTG = 0 V, the dark current is increased by about 12, and at V lowTG = −0.5 V, it is increased by 40. Consequently, the parameter S 0 = 10 3 m · s −1 and the positive fixed charge concentration of 4.75×10 12 cm −2 should simulate the induced radiation effect at 1 kGy.
With the aim to go a little further, parameters simulating radiation effects at 3 kGy are used as a worst case condition. They are determined by S 0 = 10 3 m · s −1 and a positive fixed charge concentration of 5.4 × 10 12 cm −2 .
III. STUDY OF HARDENING OPTIONS
In the following, several design and process hardening options are studied for the PPD by using the calibrated TCAD model presented in the previous section. V pin and EFWC are extracted as described in the beginning of the previous section. The PPD transfer inefficiency (also called lag) is estimated by calculating the ratio of residual electrons in the PPD over the initial quantity after the charge transfer. The dark current before irradiation is simulated with S 0 = 50 cm · s −1 and no positive fixed charge. After irradiation, it is simulated with S 0 = 10 3 cm · s −1 and S 0 = 10 4 cm · s −1 , and with positive fixed charge up to 5.4 × 10 12 cm −2 .
Before irradiation, as shown in Fig. 5 , V pin is 1 V, EFWC is 3000 e − · μm −2 , and the lag is simulated at 2 × 10 −4 . In the following, if not stated otherwise, the lag keeps the same value. After a 1 kGy irradiation, the unmodified design (Ref in Fig. 6 ) shows a dark current multiplication of almost 40, as reported experimentally (Section II-D), which provides an additional validation of the performed TCAD calibration.
A. Modification of Photodiode Implantation Depths
The first attempt of hardened design consists in burying deeper the PPD, by extending the distance between the PPD and the surface oxide with the aim to prevent the spacer interface depletion region to reach the PPD depletion region. To do so, the depth of the P+ pinning layer and eventually the photodiode analytical profiles are correspondingly varied by the distance z_pin and z_PPD in micrometers. Although a unique P+ pinning depth shift may be sufficient, a photodiode depth shift is also studied in order to limit the effective PPD doping reduction due to the deeper pinning implantation. TCAD simulation results are shown in Figs. 6 and 5.
If only the P+ pinning depth is modified, the dark current at 1 kGy is divided by about 10, and at 3 kGy, it is divided by 18 for z_pin = 0.005 μm and by 26 for z_pin = 0.01 μm. The thicker pinning layer leads to a deeper PPD depletion region, which delays its merging with the interface depleted region (see Fig. 7) . Therefore, the generation dark current is reduced. Although the dark current may be decreased by a deeper pinning layer, V pin and the EFWC are seriously reduced. Thus, EFWC is divided by 3 with z_pin = 0.005 μm. Therefore, the depth of the photodiode layer is also increased to maintain original V pin and EFWC values. The best result is obtained with z_pin = 0.005 μm and z_PPD = 0.005 μm, as the pinning voltage and the EFWC remains unchanged while the dark current is divided by 10 at 1 kGy.
On the other hand, the 1 kGy irradiation results in a dark current increase of 40 in TG accumulation regime, and it is possible to find a combination of pinning and photodiode layer depths which leads to a dark current increase lower than 4. These modifications remain possible if the PPD implantation energies are slightly increased, which requests a process flow change but does not require the use of an extra mask.
B. Modification of Photodiode Implantation Concentrations
This hardening technique relies on the same motivation, avoiding the merging of the depleted regions under the spacer, but with an enhancement of the doping concentration of the pinning layer and eventually of the photodiode layer. The effect is expected to be doubled: an enlargement of the pinning layer, and a reduction of the electron current density at the top boundary of the PPD depletion region due to the higher doping concentration of the pinning layer. The analytical doping profiles of the pinning and the photodiode layers are, respectively, enhanced by a factor C_pin and C_PPD. Similarly as before, the PPD doping concentration is eventually increased in order to compensate its effective reduction due to the pinning doping concentration enhancement. Fig. 8 shows a dark current at 1 kGy divided by 16 at C_pin = 1.1 and slightly lower than the nonirradiated one at C_pin = 1.2, which is a nice reduction compared to the previous attempt. The higher surface recombination velocity increases the dark current by 2, while it was increased by more than an order of magnitude for the depth shifted pinning layer discussed in the previous section. This confirms the effect of a higher P+ doping concentration on the electron current density reduction at the PPD depletion boundary, as much less electrons are available at equilibrium. At 3 kGy, the dark current is divided by maximum 8. As expected, the main PPD characteristics are affected, and at C_pin = 1.2 V _pin is divided by 2 and the EFWC is divided by 8 (Fig. 9) . If the PPD doping concentration is also enhanced, the dark current is not just greatly reduced but the pinning voltage and the EFWC are conserved. The best result is obtained with parameters such as C_pin = 1.3 and C_PPD = 1.2, which allow a dark current divided by 80 at 3 kGy.
Increasing the pinning and the photodiode layer concentration allows a much smaller dark current multiplication after irradiation. In the best case, the dark current is only increased by less than 10% at 1 kGy (compared to 40 on the Re f PPD) and multiplied by 5 at 3 kGy. As for the previous case, it requires a process flow modification but no mask modification.
C. Poly-Silicon Over the PPD
The last radiation hardening solution explored consists in extending the poly-silicon TG gate over the PPD [ Fig. 10(a) ]. This solution corresponds to what is proposed in [7] , except that, here, a single gate is used all over the PPD whereas two gates are mentioned in [7] . Using a single gate on top of the PPD instead of two solves the issue related to the presence of a dielectric in the gap between the two gates that could still trap some fixed charge. The integration of a polysilicon gate over a photodiode in order to reduce radiation effects has already been tested in [24] . However, in [24] , the partially PPD is contacted by means of a surface N+ implantation, and the photodiode (PD) depleted region touches the surface.
Due to the specific design, this sensor will exhibit higher performance if backside illuminated because of the presence of poly-silicon over the photo-sensitive area that will strongly reduce the quantum efficiency in the blue part of the spectrum if front-side illuminated. The goal is to keep a thin oxide all over the PPD as it is much less prone to trapping charge and interface state buildup. Indeed, a MOS transistor thin gate oxide in the studied technology node does not seem sensitive to radiation-induced defects until 10 kGy [25] . Therefore, the simulation is performed without positive fixed charge at all silicon-oxide interface over the PPD. However, as a worst case scenario, simulations are performed with modified surface recombination velocities at all silicon-oxide interfaces, as if interface states have been created.
The second benefit of this proposed solution if the fact that applying a negative voltage on the extended TG will allow keeping the Si/SiO2 interface accumulated even if some radiation-induced defects are created in the gate oxide. Fig. 11 shows the TCAD results for the dark current before and after irradiation. An enlarged TG gate over the PPD suppresses the dark current increase after irradiation, even at high fluence. Indeed, as no spacer and no thick oxide are in the vicinity of the PPD, there is no noticeable interface states and fixed charge leading to depletion extension. In addition, as no modification is done on PPD implantations, V _pin and the EFWC remain identical. However, the charge transfer is slightly degraded as the lag increases from 2 × 10 −4 to 1 × 10 −3 because of the TG bias during transfer which creates a vertical electric field in addition to the lateral electric field. If the large TG gate is separated in two gates [ Fig. 10(b) ] as proposed in [7] , the larger one over the PPD remaining at 0 V, the transfer is not degraded but the dark current is as worse as the reference design because of the presence of thick oxide between the two gates. However, the two gates solution could be improved by reducing the gap between the two gates or by using a process that allows the second gate to overlap the TG one in order to better control the potential in the gap and fight against the trapped positive charge in this region.
Among all the hardening options studied, the enlargement of the TG gate over the PPD remains the most promising one, as the dark current is not increased until 3 kGy. Moreover, this solution presents a significant benefit compared to the other two, i.e., it only requires to change the order of the PPD implants and the TG polysilicon deposition in the process flow to allow the creation of a PPD below the TG without adding a mask or modifying the process recipe.
IV. CONCLUSION
In this work, a TCAD simulation is calibrated in order to reproduce radiation-induced dark current in a PPD pixel. To do so, the diffusion dark current increase is modeled by a surface recombination velocity enhancement. Then, the generation dark current is modeled by the introduction of positive fixed charge at all thick silicon-dioxide interfaces. These two models are calibrated according to experimental comparisons of dark current before and after irradiation, under TG depletion or accumulation regime.
Although a 1 kGy irradiation induces a dark current multiplication by 40 in accumulation regime on the reference design, it appears that a depth shift of the pinning layer leads to a dark current multiplication by less than 4. On the other hand, an enhancement of the pinning layer concentration limits the dark current increase by less than 10%. These modifications result in an effective photodiode N-doping reduction which has to be compensated by a depth shift or by a doping enhancement of the photodiode layer to keep the same full well as the reference design.
Then, the last option consisting in an extension of the TG over the PPD leads to no dark current increase until 3 kGy and no pinning voltage and EFWC reduction, unlike the two first options discussed above. Hence, this option appears to be the one that brings the highest radiation hardness. However, as the poly-silicon covers the PPD, this option has to be restricted to backside illuminated sensors.
